Power MOSFET

–20 V, –4.1 A, μCool[™] Dual P–Channel, 2x2 mm WDFN Package

Features

- WDFN Package Provides Exposed Drain Pad for Excellent Thermal Conduction
- 2x2 mm Footprint Same as SC-88
- Lowest R_{DS(on)} Solution in 2x2 mm Package
- 1.8 V R_{DS(on)} Rating for Operation at Low Voltage Gate Drive Logic Level
- Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
- Bidirectional Current Flow with Common Source Configuration
- This is a Pb–Free Device

Applications

- Optimized for Battery and Load Management Applications in Portable Equipment
- Li–Ion Battery Charging and Protection Circuits
- High Side Load Switch

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	-20	V
Gate-to-Source Voltage			V _{GS}	±8.0	V
Continuous Drain Current (Note 1)	Steady State	T _A = 25°C	I _D	-3.3	А
		T _A = 85°C		-2.4	
	t ≤ 5 s	T _A = 25°C		-4.1	
Power Dissipation (Note 1)			PD	1.5	W
				2.3	
Continuous Drain		T _A = 25°C	I _D	-2.3	А
Current (Note 2)	Steady	T _A = 85°C		-1.6	
Power Dissipation (Note 2)	State	$T_A = 25^{\circ}C$	PD	0.71	W
Pulsed Drain Current	t _p = 10 μs		I _{DM}	-20	А
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Source Current (Body Diode) (Note 2)			۱ _S	-1.9	А
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


- 1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size of 30 mm², 2 oz Cu.



ON Semiconductor®


http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} MAX	ID MAX (Note 1)
	100 mΩ @ –4.5 V	
–20 V	135 mΩ @ –2.5 V	-4.1 A
	200 mΩ @ –1.8 V	



D1 O D2 O P-CHANNEL MOSFET P-CHANNEL MOSFET







(Top View)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTLJD3115PT1G	WDFN6 (Pb-Free)	3000/Tape & Reel
NTLJD3115PTAG	WDFN6 (Pb–Free)	3000/Tape & Reel

⁺For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
SINGLE OPERATION (SELF-HEATED)			
Junction-to-Ambient - Steady State (Note 3)	$R_{ ext{ heta}JA}$	83	
Junction-to-Ambient - Steady State Min Pad (Note 4)	$R_{ heta JA}$	177	°C/W
Junction-to-Ambient – t \leq 5 s (Note 3)	R _{θJA}	54	
DUAL OPERATION (EQUALLY HEATED)			
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	58	
Junction-to-Ambient - Steady State Min Pad (Note 4)	$R_{ heta JA}$	133	°C/W
Junction-to-Ambient – t \leq 5 s (Note 3)	R _{θJA}	40	


Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
 Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm², 2 oz Cu).

MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	Test Conditions		Min	Тур	Мах	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = -250 μ A		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	$I_D = -250 \ \mu A$, Ref to $25^{\circ}C$			9.95		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -16 V, V _{GS} = 0 V	$T_J = 25^{\circ}C$			-1.0	μΑ
			$T_J = 85^{\circ}C$			-10	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm$	8.0 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = -2$	50 μΑ	-0.4	-0.7	-1.0	V
Negative Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				2.44		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = -4.5$, $I_D = -2.0$ A			75	100	mΩ
		$V_{GS} = -2.5, I_D = -1$	2.0 A		101	135	1
		V _{GS} = -1.8, I _D = -1.6 A			150	200	1
Forward Transconductance	9 _{FS}	$V_{DS} = -5.0 \text{ V}, I_D = -2.0 \text{ A}$			3.1		S
CHARGES, CAPACITANCES AND GA	TE RESISTAN	CE					
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = -10 V			531		pF
Output Capacitance	C _{OSS}				91		
Reverse Transfer Capacitance	C _{RSS}				56		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$ $I_D = -2.0 \text{ A}$			5.5	6.2	nC
Threshold Gate Charge	Q _{G(TH)}				0.7		-
Gate-to-Source Charge	Q _{GS}				1.0		
Gate-to-Drain Charge	Q _{GD}				1.4		1
Gate Resistance	R _G				8.8		Ω
SWITCHING CHARACTERISTICS (No	te 6)						
Turn–On Delay Time	t _{d(ON)}	V_{GS} = -4.5 V, V_{DD} = -5.0 V, I _D = -1.0 A, R _G = 6.0 Ω			5.2		ns
Rise Time	t _r				13.2		
Turn–Off Delay Time	t _{d(OFF)}				13.7		
Fall Time	t _f				19.1		1
Turn–On Delay Time	t _{d(ON)}				5.5		ns
Rise Time	t _r	$V_{CC} = -45 V V_{DD} =$	–10 V		15		1
Turn-Off Delay Time	t _{d(OFF)}	V_{GS} = -4.5 V, V_{DD} = -10 V, I _D = -2.0 A, R _G = 2.0 Ω			19.8		
Fall Time	t _f				21.6		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Recovery Voltage	$V_{CS} = 0 \vee 1S = -1.0 A$	T _J = 25°C		-0.75	-1.0	Τ	
		$V_{GS} = 0 V, IS = -1.0 A$	T _J = 125°C		-0.64		V
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, d_{ISD}/d_t = 100 \text{ A}/\mu\text{s},$ $I_S = -1.0 \text{ A}$			16.2		
Charge Time	ta				10.6		ns
Discharge Time	t _b				5.6		
Reverse Recovery Time	Q _{RR}				5.7		nC





TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)





TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)














Figure 10. Diode Forward Voltage versus Current





Figure 11. Maximum Rated Forward Biased Safe Operating Area




TYPICAL PERFORMANCE CURVES ($T_J = 25^{\circ}C$ unless otherwise noted)

Figure 12. Thermal Response

PACKAGE DIMENSIONS


WDFN6, 2x2 CASE 506AN-01 ISSUE B




NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

- DIMENSION AND FORMULA ASIA (1994).
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
- TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED

4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.



SOLDERMASK DEFINED MOUNTING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use persons, and reasonable attorney fees andign the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative